Formal Verification uses mathematical techniques to exhaustively prove that a property, or an obligation that must hold in a system, is proven under all possible conditions or inputs of an RTL design.
from Pocket
via Did you enjoy this article? Then read the full version from the author’s website.