Symbolator is a component diagramming tool for VHDL and Verilog. It will parse HDL source files, extract components or modules and render them as an image. Symbolator can render to PNG bitmap images or SVG, PDF, PS, and EPS vector images. SVG is the default.
via Did you enjoy this article? Then read the full version from the author’s website.