Tag Archives: Xilinx

Fixing Xilinx’s Broken AXI-lite Design in VHDL

Someone recently posted on Xilinx’s forums that they were having issues with their design. Apparently, the design was hanging on startup. When I asked if they had an AXI-lite slave within it, they shared their design with me. It looked an awful lot like Xilinx’s AXI-lite template design.

from Pocket
via Did you enjoy this article? Then read the full version from the author’s website.