vlsistuff ideas and eda software for vlsi design genver: macro preprossor on verilog files, to aid in writing long verilog structures. synlib: turning liberty format files into what You need: simulation and more. vcd_python: reading vcd files and making sense out of them.

from Pocket
via Did you enjoy this article? Then read the full version from the author’s website.