Evolutionary FPGA Simulation on DE1-SoC

Our ECE 5760 Final Project uses the Terasic DE1-SoC’s Cyclone V FPGA and Cortex-A9 cores to fully simulate a Xilinx XC6200 FPGA. We test the functionity of the hardware-simulated FPGA and experiment on its ability to discern between input frequences using a genetic algorithm.

from Pocket
via Did you enjoy this article? Then read the full version from the author’s website.

Leave a Reply

Your email address will not be published. Required fields are marked *